Wednesday, January 7, 2009

Jan Issue: Tuning High-Speed Transceivers for Optimal Channel Equalization

If you cannot read this message, please click here
Webcast & Video eNewsletter
  January 2009     www.altera.com  
Tuning High-Speed Serial Links for Optimal Receive and Transmit Equalization       
Tuning High-Speed Serial Links for Optimal Receive and Transmit Equalization, 20 minutes
View this webcast to learn how advanced FPGA transceivers address the challenges of lossy backplanes. You'll also learn how silicon features and simulation tools help you find the optimal receive and transmit equalization settings for a high-speed serial link.

View Now
 
Automate System Generation and IP Integration Using SOPC Builder

Automate System Generation and IP Integration Using SOPC Builder, 20 minutes
Learn how to improve your productivity and cut weeks off your FPGA development time with the SOPC Builder tool. This webcast introduces SOPC Builder and explains how it increases your productivity by enabling you to focus your efforts on custom logic instead of integration tasks.

View Now

 

 
View Video

Interfacing High-Speed ADCs to FPGAs with Embedded Transceivers, 5 minutes
Are you interested in the new generation of high-speed ADCs with serial interfaces? Do you believe that gigabit serial interfaces are complex? This new video shows you how easy it is to interface Linear Technology's high-speed ADCs to Altera's embedded transceiver FPGAs.


View Now

 

 
Scale Packet Transport Networks to 40 Gbps Using FPGAs

Scale Packet Transport Networks to 40 Gbps Using FPGAs, 30 minutes
Learn about flexible standard products which target packet transport applications, built with Altera® FPGAs and TPACK's Carrier Ethernet technology. You'll see how new 40-nm FPGAs enable Carrier Ethernet solutions at 40 Gbps, and about a new universal line card.


View Now

 

 
Build 96-Port SGMII GigE with Stratix III FPGAs

Build 96-Port SGMII GigE with Stratix III FPGAs, 6 minutes
Stratix® III FPGAs support SGMII GigE operation on LVDS I/O pins at 1.25 Gbps. With Stratix III FPGAs, you can build communications systems requiring single or multiple (up to 96) Ethernet links quickly and simply while meeting jitter and tolerance requirements. Watch it work in this 6-minute video!


View Now

 

 


To ensure that you receive future issues of our Webcast & Video enewsletter, please add announcements@altera.com to your address book.

As a subscriber to the Webcast & Video enewsletter, you will receive a monthly email newsletter.
Altera respects your privacy. If you no longer wish to receive this enewsletter, please unsubscribe.

Subscribe to additional Altera email updates and enewsletters, or view/edit all of your Altera
email subscriptions. Altera email communications include:

  • Product Announcements & Updates
  • Inside Edge enewsletter
  • Embedded enewsletter
  • DSP enewsletter
Copyright © 1995-2009 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.

Post a Comment
Related Posts Plugin for WordPress, Blogger...

Popular Posts